

July 2001 Revised July 2001

FIN1031

3.3V LVDS 4-Bit High Speed Differential Driver

General Description

This quad driver is designed for high speed interconnects utilizing Low Voltage Differential Signaling (LVDS) technology. The driver translates LVTTL signal levels to LVDS levels with a typical differential output swing of 350mV which provides low EMI at ultra low power dissipation even at high frequencies. This device is ideal for high speed transfer of clock and data.

The FIN1031 can be paired with its companion receiver, the FIN1032, or any other Fairchild LVDS receiver.

Features

- Greater than 400Mbs data rate
- 3.3V power supply operation
- 0.4ns maximum differential pulse skew
- 2.0ns maximum propagation delay
- Low power dissipation
- Power OFF protection
- Meets or exceeds the TIA/EIA-644 LVDS standard
- Pin compatible with equivalent RS-422 and LVPECL devices
- 16-Lead SOIC and TSSOP packages save space

Ordering Code:

Order Number	Package Number	Package Description
FIN1031M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
FIN1031MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.


Function Table

	Inputs	Outputs			
EN	EN	D _{IN}	D _{OUT+}	D _{OUT}	
Н	Х	Н	Н	L	
Н	Х	L	L	Н	
Н	Х	OPEN	L	Н	
Х	L	Н	Н	L	
X	L	L	L	Н	
Х	L	OPEN	L	Н	
L	Н	Х	Z	Z	

H = HIGH Logic Level X = Don't Care

L = LOW Logic Level Z = High Impedance

Connection Diagram



Pin Descriptions

Pin Name	Description
D _{IN1} , D _{IN2} , D _{IN3} , D _{IN4}	LVTTL Data Inputs
D _{OUT1+} , D _{OUT2+} , D _{OUT3+} , D _{OUT4+}	Non-Inverting Driver Outputs
D _{OUT1-} , D _{OUT2-} , D _{OUT3-} , D _{OUT4-}	Inverting Driver Outputs
EN	Driver Enable Pin
EN	Inverting Driver Enable Pin
V _{CC}	Power Supply
GND	Ground

Absolute Maximum Ratings(Note 1)

Recommended Operating Conditions

Supply Voltage (V_{CC}) -0.5V to +4.6V

DC Input Voltage (V_{IN})

DC Output Voltage (V_{OUT})

Lead Temperature (T_L)

(Soldering, 10 seconds) 260 °C ESD (Human Body Model) ≥ 8000 V ESD (Machine Model) ≥ 600 V

Note 1: The "Absolute Maximum Ratings": are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature and output/input loading variables. Fairchild does not recommend operation of circuits outside databook specification.

DC Electrical Characteristics

Over supply voltage and operating temperature ranges, unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Typ (Note 2)	Max	Units
V _{OD}	Output Differential Voltage		250	350	450	mV
ΔV_{OD}	V _{OD} Magnitude Change from Differential LOW-to-HIGH	$R_L = 100\Omega$, Driver Enabled,			25	mV
Vos	Offset Voltage	See Figure 1	1.125	1.25	1.375	V
ΔV _{OS}	Offset Magnitude Change from Differential LOW-to-HIGH]			25	mV
I _{OFF}	Power Off Output Current	V _{CC} = 0V, V _{OUT} = 0V or 3.6V			±20	μΑ
I _{OS}	Short Circuit Output Current	V _{OUT} = 0V, Driver Enabled			-6	^
		V _{OD} = 0V, Driver Enabled			±6	mA
V _{IH}	Input HIGH Voltage		2.0		V _{CC}	V
V _{IL}	Input LOW Voltage		GND		0.8	V
I _{IN}	Input Current	$V_{IN} = 0V \text{ or } V_{CC}$			±20	μΑ
I _{OZ}	Disabled Output Leakage Current	$EN = 0.8V, \overline{EN} = 2.0V$ $V_{OUT} = 0V \text{ or } 4.7V$			±20	μА
I _{I(OFF)}	Power-OFF Input Current	V _{CC} = 0V, V _{IN} = 0V or 3.6V			±20	μΑ
V _{IK}	Input Clamp Voltage	I _{IK} = -18 mA	-1.5			V
I _{CC}	Power Supply Current	No Load, V _{IN} = 0V or V _{CC} , Driver Enabled		3.2	5	
		$R_L = 100 \Omega$, Driver Disabled		3.2	5	mA
		$R_L = 100 \Omega$, $V_{IN} = 0V$ or V_{CC} , Driver Enabled		17.9	25	
C _{IN}	Input Capacitance			7		pF
C _{OUT}	Output Capacitance			4		pF

Note 2: All typical values are at $T_A = 25^{\circ}C$ and with $V_{CC} = 3.3V$.

AC Electrical Characteristics

Over supply voltage and operating temperature ranges, unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Typ (Note 3)	Max	Units
t _{PLHD}	Differential Propagation Delay LOW-to-HIGH		0.8	1.4	2.0	ns
t _{PHLD}	Differential Propagation Delay HIGH-to-LOW		0.8	1.4	2.0	ns
t _{TLHD}	Differential Output Rise Time (20% to 80%)	$R_L = 100 \Omega$, $C_L = 10 pF$,	0.6	0.85	1.2	ns
t _{THLD}	Differential Output Fall Time (80% to 20%)	See Figure 2 and Figure 3 (Note 7)	0.6	0.85	1.2	ns
t _{SK(P)}	Pulse Skew t _{PLH} - t _{PHL}]			0.4	ns
t _{SK(LH)}	Channel-to-Channel Skew (Note 4)				0.3	ns
t _{SK(PP)}	Part-to-Part Skew (Note 5)				1.0	ns
f _{MAX}	Maximum Frequency (Note 6)		200	275		MHz
t _{ZHD}	Differential Output Enable Time from Z to HIGH			2.5	5.0	ns
t _{ZLD}	Differential Output Enable Time from Z to LOW	$R_L = 100\Omega$, $C_L = 10 pF$,		2.7	5.0	ns
t _{HZD}	Differential Output Disable Time from HIGH to Z	See Figure 4 and Figure 5 (Note 7)		3.2	5.0	ns
t _{LZD}	Differential Output Disable Time from LOW to Z	1		3.4	5.0	ns


Note 3: All typical values are at $T_A = 25^{\circ}C$ and with $V_{CC} = 3.3V$.

Note 4: $t_{SK(LH)}$, $t_{SK(HL)}$ is the skew between specified outputs of a single device when the outputs have identical loads and are switching in the same direction.

Note 5: $t_{SK(PP)}$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices switching in the same direction (either LOW-to-HIGH or HIGH-to-LOW) when both devices operate with the same supply voltage, same temperature, and have identical test circuits.

Note 6: f_{MAX} Criteria: Input $t_R = t_F < 1$ ns, 0V to 3V, 50% Duty Cycle; Output $V_{OD} > 250$ mV, 45% to 55% Duty Cycle; all output channels switching in phase.

Note 7: Test Circuits in Figure 2 and Figure 4 are simplified representations of test fixture and DUT loading.





 $\begin{array}{c|c} C_L & & = \\ \text{(Note B)} & & = \\ \hline DOUT+ & & \\ \hline C_L & & \\ \hline \text{(Note B)} & & = \\ \hline \end{array}$

FIGURE 1. Differential Driver DC Test Circuit

Note A: All input pulses have frequency = 10 MHz, t_R or t_F = 1 ns **Note B:** C_L includes all fixture and instrumentation capacitances

FIGURE 2. Differential Driver Propagation Delay and Transition Time Test Circuit





Note B: All input pulses have the frequency = 10 MHz, t_{R} or t_{F} = 1 $\,\mathrm{ns}$

Note A: C_L includes all fixture and instrumentation capacitances

FIGURE 4. Differential Driver Enable and Disable Test Circuit







FIGURE 5. Enable and Disable AC Waveforms


Physical Dimensions inches (millimeters) unless otherwise noted







16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M16A



16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC16

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com